

INTEL® PENTIUM® II/PENTIUM® III PROCESSOR (SC242) / INTEL 810e CHIPSET

UNIPROCESSOR CUSTOMER REFERENCE SCHEMATICS

REVISION 1.0

Title	Page
Cover Sheet	1
Block Diagram	2
SC242 Connector	3 , 4
Clock Synthesizer	5
82810e	6, 7, 8
Display Cache	9
System Memory	10, 11
ICH	12, 13
FWH	14
Super I/O	15
PCI Connectors	16, 17
ULTRA-ATA66 IDE Connectors	18
USB Connectors	19
Parallel Port	20
Serial Port/COM Headers	21
Kybrd / Mse / F. Disk / Gme Connectors	22
Digital Video Out	23
Video Connectors	24
Audio/Modem Riser	25
LAN	26, 27
Voltage Regulators	28
Processor Voltage Regulator (VRM8.4 rev 1.5)	29
System	30, 31
Pullup Resistors and Unused Gates	32
DRAM, Chipset, and Bulk Power Decoupling	33

** Please note these schematics are subject to change.

THESE SCHEMATICS ARE PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLES.


Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.


The Intel® Celeron(tm) processor and Intel® 810e chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copyright (c) Intel Corporation 1999.


* Third-party brands and names are the property of their respective owners.

Title: Intel® 810e Chipset Customer Reference Board		REV.
Cover Sheet		1.0
 Platform Components Division 1900 Prairie City Road Folsom, Ca. 95630	Last Revision Date: 6/14/99	
	Sheet: 1	of 33


Block Diagram



SC242
CONNECTOR
Part 1




Part 2	ITP Test Port Option
--------	----------------------




Clock Synthesizer

Notes:


- Place all decoupling caps as close to VCC/GND pins as possible
- PCI_0/ICH pin has to go to the ICH.
(This clock cannot be turned off through SMBus)
- CPU_ITP pin must go to the ITP. It is the only CPU CLK that can be shut off through the SMBUS interface.




82810E, PART 1: HOST INTERFACE




82810E, PART 2: SYSTEM MEMORY AND HUB INTERFACE




82810E, PART 3: DISPLAY CACHE AND VIDEO INTERFACE




Function	Jumper	Comment
XOR	JP21A	IN = XOR Tree *OUT = Normal
Tri-state	JP22A	IN = Tri-state Mode *OUT = Normal
System Bus Freq.	N/A	Reads System Bus Freq.
IOQ Depth	JP23A	IN = IOQ Depth of 1 *Out = IOQ Depth of 4
VCORE Detect	N/A	Detects type of Processor I/O Buffers
RESVD	JP24A	TBD




Title: Intel® 810e Chipset Customer Reference Board		REV.
82810E, Part 3 : Display Cache and Video		1.0
 Platform Components Division 1900 Prairie City Road Folsom, Ca 95630	Last Revision Date: 6/14/99	
	Sheet: 8 of 33	


4MB Display Cache




SYSTEM MEMORY




SYSTEM MEMORY




ICH, Part 1



ICH PART 2





NOTE: This is a Socketed Implementation




VPP and WP# are tied to 3.3v
in this configuration Write Protection is register based
with the exception of the Boot Block.

Super I/O


Decoupling



PCI Connector 0 (DEV Ah)





PCI Connector 1 (DEV Bh)





PCI Connector 2 (DEV 6h)




Layout Note: Should be in Slot 0 Position (Outside Edge of Board Furthest from CPU)




1-2	ICH0	DEFAULT
2-3	ICH	




ULTRA-ATA66 IDE CONNECTORS




USB Connectors




Parallel Port Header




Serial Port/COM Headers




KEYBOARD/MOUSE PORTS




FLOPPY DISK HEADER



GAME PORT HEADER




Digital Video Out




Video Connectors


20 Pin Flat Panel Connector




5V to 3.3V Translation / Isolation



VGA Connector









AUDIO/MODEM RISER




LAN





LAN Decoupling
Distribute around Power
Pins Close to 82559.



82559




LAN




Voltage Regulators

VCC 3.3V Standby VOLTAGE SWITCH


This generates 3.3V Standby Power which is on in S0,S1,S3,S4,&S5. It passes 3.3V from the ATX supply in S0/S1, and 3.3VSB (generated by VR4 below) in S3/S4/S5.




VTT 1.5V VOLTAGE REGULATOR




VCC 3.3VSB Regulator




VCC 1.8 VOLTAGE REGULATOR



VCC 2.5 VOLTAGE REGULATOR




Processor Voltage Regulator (VRM 8.4 rev 1.5)




Refer to VR supplier for layout guidelines.

SYSTEM




SYSTEM

Power Connector and Reset Control




PULL-UP RESISTORS AND UNUSED GATES


PCI BUS





ICH



CPU






UNUSED GATES




DRAM, CHIPSET, and BULK POWER DECOUPLING



GMCH Decoupling



Display Cache Decoupling




System Memory Decoupling





ICH Decoupling

ICH 3.3V Plane Decoupling:
Place 1 .1uF/.01uF pair in each corner, and 2 on opposite sides close to component if they fit.




Distribute near the 1.8V power pins of the ICH.

Distribute near the VCC3_3SBY power pins of the ICH.



Bulk Power Decoupling



3 VOLT Decoupling

